=======================================================================
Xpedition Layout - Version 120.0.1554.9892
=======================================================================

Job Directory:        Z:\project_non_backup\UT_Scintilla\LayoutWorkshop\Board_Design_VX2.7.2\Tx_Rx_433MHz_V1.1\PCB\

Design Status Report: Z:\project_non_backup\UT_Scintilla\LayoutWorkshop\Board_Design_VX2.7.2\Tx_Rx_433MHz_V1.1\PCB\LogFiles\DesignStatus_01.txt

Fri Jun 12 15:06:03 2020

=======================================================================
DESIGN STATUS
=======================================================================
Board Size Extents  ............ 100 X 100 (mm)
Route Border Extents  .......... 98,5 X 98,5 (mm)
Actual Board Area  ............. 10.000 (mm)
Actual Route Area  ............. 9.702,25 (mm)

Placement Areas: Name             Available         Required          Required/Available
                 Entire Board     20.000 Sq. (mm)   3.068,76 Sq. (mm) 15.34 %

Pins  .......................... 304
Pins per Route Area  ........... 0,03 Pins/Sq. (mm)

Layers  ........................ 4
    Layer 1 is a signal layer
        Trace Widths  .......... 0,15, 0,18, 0,25, 0,3, 0,6
    Layer 2 is a signal layer
        Trace Widths  .......... None.
    Layer 3 is a signal layer
        Trace Widths  .......... 0,15
    Layer 4 is a signal layer
        Trace Widths  .......... None.

Nets  .......................... 85
Connections  ................... 213
Open Connections  .............. 1
Differential Pairs  ............ 0
Percent Routed  ................ 99.53 %

Netline Length  ................ 1E-06 (mm)
Netline Manhattan Length  ...... 1E-06 (mm)
Total Trace Length  ............ 1.192,47 (mm)

Trace Widths Used (mm)  ........ 0,15, 0,18, 0,25, 0,3, 0,6
Vias  .......................... 112
Via Span  Name                   Quantity
   1-4    VIA THT Round 0.70 D0.30 DRL M0.45112

Teardrops....................... 0
    Pad Teardrops............... 0
    Trace Teardrops............. 0
    Custom Teardrops............ 0
Tracedrops...................... 0

Virtual Pins.................... 0
Guide Pins ..................... 0

Parts Placed  .................. 85
    Parts Mounted on Top  ...... 85
        SMD  ................... 80
        Through  ............... 5
        Test Points  ........... 0
        Mechanical  ............ 0
    Parts Mounted on Bottom  ... 0
        SMD  ................... 0
        Through  ............... 0
        Test Points  ........... 0
        Mechanical  ............ 0
    Embedded Components ........ 0
        Capacitors ............. 0
        Resistors .............. 0
    Edge Connector Parts  ...... 0

Parts not Placed  .............. 0

Nested Cells  .................. 0

Jumpers  ....................... 0

Through Holes  ................. 155
    Holes per Board Area  ...... 0,02 Holes/Sq. (mm)
Mounting Holes  ................ 11
